Amanote Research
Register
Sign In
Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-Line Segmentation
doi 10.1109/lpe.1999.799412
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
K. Ghose
M.B. Kamble
Publisher
IEEE
Related search
Managing Data Caches Using Selective Cache Line Replacement
International Journal of Parallel Programming
Theoretical Computer Science
Information Systems
Software
Design of Low Power SRAM Using Hierarchical Divided Bit-Line Approach in 180-Nm Technology
International Journal of Engineering Research and
Design of a Ku Band Six Bit Phase Shifter Using Periodically Loaded-Line and Switched-Line With Loaded-Line
Progress In Electromagnetics Research
Brain Blood Vessel Segmentation Using Line-Shaped Profiles
Physics in Medicine and Biology
Radiological
Radiology
Nuclear Medicine
Ultrasound Technology
Imaging
Increasing Static Noise Margin of Single-Bit-Line SRAM by Lowering Bit-Line Voltage During Reading
Estimation of Transmission Line Parameters Using Multiple Methods
IET Generation, Transmission and Distribution
Control
Systems Engineering
Electronic Engineering
Energy Engineering
Electrical
Power Technology
Insulator Segmentation for Power Line Inspection Based on Modified Conditional Generative Adversarial Network
Journal of Sensors
Control
Systems Engineering
Instrumentation
Electrical
Electronic Engineering
Power Line Cable Transfer Function for Modelling of Power Line Communication System
Journal of Electrical Engineering
Electronic Engineering
Electrical
Improvement of Power Delivery Efficiency of 11KV Power Line Using Power Capacitor Placement
International Journal of Advanced Engineering, Management and Science
