Implementation and Improvement of the Partial Sum Attack on 6-Round AES

Lecture Notes in Electrical Engineering - Germany
doi 10.1007/978-3-319-23609-4_12
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer International Publishing

Related search

Power-Analysis Attack on an ASIC AES Implementation

2004English

Implementation of AES on FPGA

IOSR journal of VLSI and Signal Processing
2014English

Distinguisher and Related-Key Attack on the Full AES-256

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2009English

Improved DPA Attack Method on AES Encryption

2015English

Structural Evaluation of AES and Chosen-Key Distinguisher of 9-Round AES-128

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2013English

VHDL Implementation of AES-128 on FPGA

IJIREEICE
2015English

Frontside Laser Fault Injection on Cryptosystems - Application to the AES' Last Round -

2013English

A Meet-In-The-Middle Attack on Reduced-Round Crypton

Software Engineering and Applications
2012English

On the Maximum Partial Sum of Independent Random Variables

Proceedings of the National Academy of Sciences of the United States of America
Multidisciplinary
1947English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy