High Performance Computing on Fault-Prone Nanotechnologies: Novel Microarchitecture Techniques Exploiting Reliability-Delay Trade-Offs

doi 10.1109/dac.2005.193814
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Trade-Offs in Designing High-Performance Digital Adder Based on Heterogeneous Architecture

International Journal of Computer Applications
2012English

Performance Trade-Offs in Search Techniques for Isolated Word Speech Recognition

English

Synthesis of Fault-Tolerant Schedules With Transparency/Performance Trade-Offs for Distributed Embedded Systems

2006English

Delay-Predictability Trade-Offs in Reaching a Secret Goal

Operations Research
Management ScienceComputer Science ApplicationsOperations Research
2018English

Performance Trade-Offs for High-Repetition-Rate Noncollinear Optical Parametric Amplifiers

2010English

Trade-Offs in High Mountain Conservation

Advances in Global Change Research
2017English

A Proactive Fault Tolerance Framework for High-Performance Computing

2010English

A Feature Selection Model Based on High-Performance Computing (HPC) Techniques

International Journal of Computer Applications
2017English

Trade-Offs

Current Biology
GeneticsMolecular BiologyBiochemistryBiological SciencesNeuroscienceAgricultural
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy