Amanote Research
Register
Sign In
Constrained Clock Shifting for Field Programmable Gate Arrays
doi 10.1145/503066.503067
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2002
Authors
Deshanand P. Singh
Stephen D. Brown
Publisher
ACM Press
Related search
Replace: An Incremental Placement Algorithm for Field Programmable Gate Arrays
Field - Programmable Gate Array
The Application of Moving Target Defense to Field Programmable Gate Arrays
Comparative Analysis of Soft and Hard On-Chip Interconnects for Field-Programmable Gate Arrays
IET Computers and Digital Techniques
Hardware
Electronic Engineering
Electrical
Architecture
Software
A Stochastic Model to Predict the Routability of Field-Programmable Gate Arrays
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Field Programmable Gate Arrays Based Design, Implementation and Delay Study of Braun's Multipliers
Journal of Computer Science
Computer Networks
Software
Artificial Intelligence
Communications
A Field Programmable Gate Array Spectrometer for Radio Astronomy
Astronomy and Astrophysics
Astrophysics
Astronomy
Planetary Science
Space
Tracking System for Magnetic Wireless Marker Using Field Programmable Gate Array
Journal of the Magnetics Society of Japan
Electronic Engineering
Condensed Matter Physics
Instrumentation
Optical
Electrical
Magnetic Materials
Electronic
Time-To-Digital Converter Implemented in Field-Programmable Gate Array Using a Multiphase Clock and Double State Measurements
Journal of the Institute of Electronics and Information Engineers
