Path Feasibility Analysis of BPEL Processes Under Dead Path Elimination Semantics
IEICE Transactions on Information and Systems - Japan
doi 10.1587/transinf.2015edp7121
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2016
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)