Power Analysis Resistant AES Implementation With Instruction Set Extensions

Lecture Notes in Computer Science - Germany
doi 10.1007/978-3-540-74735-2_21
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Springer Berlin Heidelberg

Related search

Instruction Set Extensions for Efficient AES Implementation on 32-Bit Processors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2006English

Power-Analysis Attack on an ASIC AES Implementation

2004English

Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints

International Journal of Parallel Programming
Theoretical Computer ScienceInformation SystemsSoftware
2003English

Virtual Ways: Low-Cost Coherence for Instruction Set Extensions With Architecturally Visible Storage

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2014English

Implementation of AES on FPGA

IOSR journal of VLSI and Signal Processing
2014English

FPGA Based Implementation of AES Encryption and Decryption With Low Power Multiplexer LUT Based S-Box

IOSR Journal of Electronics and Communication Engineering
2017English

Power Analysis Attacks on the AES-128 S-Box Using Differential Power Analysis (DPA) and Correlation Power Analysis (CPA)

Journal of Cyber Security Technology
2016English

A: TMS320C6x Instruction Set

English

Countering Code-Injection Attacks With Instruction-Set Randomization

2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy