An Integer Programming Placement Approach to FPGA Clock Power Reduction

doi 10.1109/aspdac.2011.5722305
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE


Related search