A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

ISRN Bioinformatics
doi 10.5402/2012/195658
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited