Amanote Research
Register
Sign In
Interleaving Behavioral and Cycle-Accurate Descriptions for Reconfigurable Hardware Compilation
doi 10.1109/fccm.2005.44
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
J.G.F. Coutinho
W. Luk
Publisher
IEEE
Related search
Hardware JIT Compilation for Off-The-Shelf Dynamically Reconfigurable FPGAs
API Compilation for Image Hardware Accelerators
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Exploiting Reconfigurable Hardware for Network Security
Hardware Synthesis for Reconfigurable Heterogeneous Pipelined Accelerators
Compilation and Management of Phase-Optimized Reconfigurable Systems
Reconfigurable Hardware Architecture for Network Intrusion Detection System
American Journal of Applied Sciences
Multidisciplinary
Hardware Efficient Reconfigurable Arithmetic Unit
A Coarse-Grained Reconfigurable Architecture With Compilation for High Performance
International Journal of Reconfigurable Computing
Hardware
Architecture
Threats and Challenges in Reconfigurable Hardware Security
