Amanote Research
Register
Sign In
Fast and Reconfigurable Packet Classification Engine in FPGA-based Firewall
doi 10.1109/iceei.2011.6021782
Full Text
Open PDF
Abstract
Available in
full text
Date
July 1, 2011
Authors
Arief Wicaksana
Arif Sasongko
Publisher
IEEE
Related search
Establishing a Valuable Method of Packet Capture and Packet Analyzer Tools in Firewall
International Journal of Research Studies in Computing
An Energy-Efficient FPGA-Based Packet Processing Framework
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Reconfigurable Fpga Based Soft-Core Processor for Simd Applications
Asian Journal of Pharmaceutical and Clinical Research
Pharmacology
Pharmaceutical Science
Accelerating Retinal Fundus Image Classification Using Artificial Neural Networks (ANNs) and Reconfigurable Hardware (FPGA)
Electronics (Switzerland)
Control
Electronic Engineering
Signal Processing
Computer Networks
Systems Engineering
Hardware
Communications
Electrical
Architecture
FPGA Based Reconfigurable Body Area Network Using Nios II and uClinux
Fast and Memory-Efficient Traffic Classification With Deep Packet Inspection in CMP Architecture
Dynamic Power Reduction of FPGA-based Reconfigurable Computers Using Precomputation
ACM SIGARCH Computer Architecture News
An FPGA-Based Change-Point Detection for 10Gbps Packet Stream
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
An FPGA-Based Dynamically Reconfigurable Platform: From Concept to Realization
