Hardware-Aware Sum-Product Decoding in the Decision Domain

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences - Japan
doi 10.1587/transfun.e102.a.1980
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

An Analysis of the Sum-Product Decoding of Analog Compound Codes

2007English

Gaussian Approximation for Sum-Product Decoding of Low-Density Parity-Check Codes

English

Context-Aware Entity Morph Decoding

2015English

List Decoding of Direct Sum Codes

2020English

An Efficient Hardware Interleaver for 3G Turbo Decoding

English

Sum and Product in Dynamic Epistemic Logic

Journal of Logic and Computation
ArtsHumanitiesHardwareArchitectureLogicTheoretical Computer ScienceSoftware
2007English

Multi-Resolution Meshes for Feature-Aware Hardware Tessellation

Computer Graphics Forum
Computer NetworksComputer GraphicsComputer-Aided DesignCommunications
2016English

Decoding Rule Search Domain in the Left Inferior Frontal Gyrus

PLoS ONE
Multidisciplinary
2018English

Low-Density Parity-Check Codes for Discretized Min-Sum Decoding

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy