Design of Hybrid LUT/MUX FPGA Logic Architecture for Size Reduction and Performance Improvement in FPGA

International Journal of Innovative Technology and Exploring Engineering - India
doi 10.35940/ijitee.l3491.1081219
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP

Related search

Design Approach for Fault Tolerance in FPGA Architecture

International Journal of VLSI Design & Communication Systems
2011English

Architecture of an Asynchronous FPGA for Handshake-Component-Based Design

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2013English

Wireless Extension Mechanism and Logic Design for FPGA-based Ethernet Powerlink Node

International Journal of Networked and Distributed Computing
Computer NetworksComputer Science ApplicationsCommunications
2017English

Performance and Area Optimization for Reliable FPGA-based Shifter Design

English

Design of a High Speed Architecture of MQ-Coder for JPEG2000 on FPGA

International Journal of Advanced Computer Science and Applications
Computer Science
2017English

FPGA-Based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data

2019English

FPGA Design and Implementation of Matrix Multiplication Architecture by PPI-MO Techniques

International Journal of Computer Applications
2013English

FPGA Logic Element for Implementation of Disjunctive Normal Form

Izvestiâ vysših učebnyh zavedenij. Priborostroenie
2017English

A Novel Hardware-Oriented Stereo Matching Algorithm and Its Architecture Design in FPGA

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy