Amanote Research

Amanote Research

    RegisterSign In

Multi-Threshold Asynchronous Pipeline Circuits

doi 10.22215/etd/2007-07961
Full Text
Open PDF
Abstract

Available in full text

Date

Unknown

Authors
Raghid Shreih
Publisher

Carleton University


Related search

Pipeline Optimization for Asynchronous Circuits: Complexity Analysis and an Efficient Optimal Algorithm

English

Efficient Failure Detection in Pipelined Asynchronous Circuits

English

Design of Asynchronous Viterbi Decoder Using Pipeline Architecture

International Journal for Research in Applied Science and Engineering Technology
2018English

Chemical Reaction Network Designs for Asynchronous Logic Circuits

Natural Computing
Computer Science Applications
2017English

De-Elastisation: From Asynchronous Dataflows to Synchronous Circuits

2015English

Threshold Circuits of Small Majority-Depth

Information and Computation
Theoretical Computer ScienceComputational TheoryComputer Science ApplicationsInformation SystemsMathematics
1998English

Design and Implementation of Multi-GHz Energy-Efficient Asynchronous Pipelined Circuits in MOS Current-Mode Logic

English

Snake: An Asynchronous Pipeline for Ultra-Low-Power Applications

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2019English

Synthesis of Asynchronous Circuits Using Early Data Validity

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy