An FPGA-based Hardware Accelerator for Iris Segmentation

doi 10.31274/etd-180810-5940
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Iowa State University