Amanote Research
Register
Sign In
An FPGA-based Hardware Accelerator for Iris Segmentation
doi 10.31274/etd-180810-5940
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Joseph Avey
Publisher
Iowa State University
Related search
pvFPGA: Paravirtualising an FPGA-based Hardware Accelerator Towards General Purpose Computing
International Journal of High Performance Computing and Networking
Hardware
Computer Networks
Software
Architecture
Communications
FPGA Overlays Hardware Based Computing for the Masses
Optimizing FPGA-based CNN Accelerator for Energy Efficiency With an Extended Roofline Model
Turkish Journal of Electrical Engineering and Computer Sciences
Electronic Engineering
Electrical
Computer Science
Quality-Based Iris Segmentation-Level Fusion
EURASIP Journal on Information Security
Design of FPGA Hardware Based on Genetic Algorithm
Hardware Accelerator Design for Data Centers
Architecture of an FPGA Accelerator for Molecular Dynamics Simulation Using OpenCL
Iris Segmentation Based on Ellipse Detection for Gaze Tracking System
An Estimating Floor Region Algorithm Based on Image Segmentation Using Fpga for Smart Rovers
