Amanote Research
Register
Sign In
An FPGA-based Hardware Accelerator for Iris Segmentation
doi 10.31274/etd-180810-5940
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Joseph Avey
Publisher
Iowa State University