Amanote Research
Register
Sign In
Determination of the Behaviour of Self-Sampled Digital Phase-Locked Loops
doi 10.1109/mwscas.2010.5548840
Full Text
Open PDF
Abstract
Available in
full text
Date
August 1, 2010
Authors
J. M. Akre
J. Juillard
S. Olaru
D. Galayko
E. Colinet
Publisher
IEEE
Related search
Synchronized State in Networks of Digital Phase-Locked Loops
All-Digital RF Phase-Locked Loops Exploiting Phase Prediction
IPSJ Transactions on System LSI Design Methodology
Electronic Engineering
Computer Science Applications
Electrical
Phase-Locked Loops
Fractional Spur Suppression in All-Digital Phase-Locked Loops
A New Built-In Self Test Scheme for Phase-Locked Loops Using Internal Digital Signals
IEICE Transactions on Electronics
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Design, Analysis and Modeling of the Effect of the Phase Detector in Digital Phase-Locked Loops
Almost Global Stability of Phase-Locked Loops
Geometric Structure of Mutually Coupled Phase-Locked Loops
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
Nonlinear Analysis and Design of Phase-Locked Loops
