An Efficient Regular Matrix Inversion Circuit Architecture for MIMO Processing

doi 10.1109/iscas.2006.1693709
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE