Amanote Research
Register
Sign In
Compact Modeling of Single Event Latchup of Integrated CMOS Circuit
IEEE Transactions on Nuclear Science
- United States
doi 10.1109/tns.2019.2920629
Full Text
Open PDF
Abstract
Available in
full text
Categories
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
Date
July 1, 2019
Authors
A. Al Youssef
L. Artola
S. Ducret
G. Hubert
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
Single-Event Latchup Modeling Based on Coupled Physical and Electrical Transient Simulations in CMOS Technology
IEEE Transactions on Nuclear Science
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
Mechanisms of Electron-Induced Single Event Latchup
IEEE Transactions on Nuclear Science
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
Compact MOS Modelling for RF CMOS Circuit Simulation
Integrated Modeling of Compact Power Lines
E3S Web of Conferences
Earth
Energy
Planetary Sciences
Environmental Science
Circuit Modeling of the LM124 Operational Amplifier for Analog Single-Event Transient Analysis
IEEE Transactions on Nuclear Science
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
Modeling of Single-Event Effects in Circuit-Hardened High-Speed SiGe HBT Logic
IEEE Transactions on Nuclear Science
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
Circuit Modeling of the LM124 Operational Amplifier for Analog Single-Event Transient Analysis
Study of Board-Level Noise Filters to Prevent Transient-Induced Latchup in CMOS Integrated Circuits During EMC/ESD Test
Latchup in Integrated Circuits From Energetic Protons
IEEE Transactions on Nuclear Science
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
