Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2010.2097450
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Diagnosis of Labeled Time Petri Nets Using Time Interval Splitting

IFAC Proceedings Volumes
2014English

Verification of Cloud Based Information Integration Architecture Using Colored Petri Nets

International Journal of Computer Network and Information Security
2018English

Survivability Evaluation of Fluid Critical Infrastructures Using Hybrid Petri Nets

2013English

Towards Automated fUML Model Verification With Petri Nets

2019English

A New Protocol for the Decentralized Diagnosis of Labeled Petri Nets

IFAC Proceedings Volumes
2010English

Efficient Parametric Yield Estimation of Analog/Mixed-Signal Circuits via Bayesian Model Fusion

2012English

Combined Self-Test of Analog Portion and ADCs in Integrated Mixed-Signal Circuits

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2008English

The Complexity of Diagnosability and Opacity Verification for Petri Nets

Fundamenta Informaticae
Information SystemsAlgebraNumber TheoryMathematicsComputational TheoryTheoretical Computer Science
2018English

Analog Integrated Circuits and Signal Processing

Analog Integrated Circuits and Signal Processing
SurfacesSignal ProcessingHardwareArchitectureFilmsCoatings
1996English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy