Design and Implementation of an RNS-based 2-D DWT Processor

IEEE Transactions on Consumer Electronics - United States
doi 10.1109/tce.2004.1277887
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Design and Implementation of 1-D and 2-D Mixed Architecture FFT Processor in Heterogeneous Multi-Core SoC Based on FPGA

International Journal of Control and Automation
ControlSystems Engineering
2014English

Design of 2-D DWT VLSI Architecture for Image Compression

2014English

Design and Implementation of SPIHT Algorithm for DWT (Image Compression)

IOSR Journal of VLSI and Signal Processing
2013English

Processor Microarchitecture: An Implementation Perspective

Synthesis Lectures on Computer Architecture
HardwareArchitecture
2010English

Design and Implementation of the Delft Molecular-Dynamics Processor

1988English

Design and Implementation of Animation Post-Processor Based on ACIS and HOOPS in MWorks

2009English

Design and Implementation of Floating Point FFT Processor Using VHDL

IOSR Journal of VLSI and Signal Processing
2013English

Design and Implementation of Robust Embedded Processor for Cryptographic Applications

2010English

Correction To: An Efficient Implementation of Pairing-Based Cryptography on MSP430 Processor

Journal of Supercomputing
HardwareInformation SystemsTheoretical Computer ScienceArchitectureSoftware
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy