Quantifying the Cost and Benefit of Latency Insensitive Communication on FPGAs

doi 10.1145/2554688.2554786
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press