ATPG for Delay Defects in Current Mode Threshold Logic Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2016.2533863
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Dynamic Current Mode Logic Realization of Digital Arithmetic Circuits

International Journal of Computer Applications
2014English

Current and Delay Estimation in Deep Sub-Micrometer CMOS Logic Circuits

English

Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG

Journal of Electronic Testing: Theory and Applications (JETTA)
Electronic EngineeringElectrical
2005English

Low Power Current-Mode Threshold Logic Gate Using Nano-Technology Double-Gate MOSFETs

The International Conference on Electrical Engineering
2010English

Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2009English

The Use of Model Checking in ATPG for Sequential Circuits

English

Design and Implementation of Multi-GHz Energy-Efficient Asynchronous Pipelined Circuits in MOS Current-Mode Logic

English

Test-Pattern Selection for Screening Small-Delay Defects in Very-Deep Submicrometer Integrated Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2010English

Adaptable MOS Current Mode Logic for Multi-Band Frequency Synthesizers

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy