Analysis and Optimisation of Lateral Thin-Film Silicon-On-Insulator (SOI) PMOS Transistor With an NBL Layer in the Drift Region

Solid-State Electronics - United Kingdom
doi 10.1016/j.sse.2011.11.012