The Impact of Positive Bias Temperature Instabilities on Stacked High-K/Metal Gate Transistor With TiN Barrier Layer
doi 10.7567/ssdm.2014.ps-1-9
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2014
Authors
Publisher
The Japan Society of Applied Physics