Noise-Aware Buffer Planning for Interconnect-Driven Floorplanning

doi 10.1109/aspdac.2003.1195052