Design of an Optimized High Speed Multiplier Using Vedic Mathematics

Contemporary Engineering Sciences - Bulgaria
doi 10.12988/ces.2014.4328
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hikari, Ltd.

Related search

Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique

Circuits and Systems
2016English

Design and Implementation of High Speed 16x16 CMOS Vedic Multiplier

International Journal of Electrical, Electronics and Computers
2018English

High Speed 32-Bit Vedic Multiplier for DSP Applications

International Journal of Computer Applications
2016English

Implementation of 24 Bit High Speed Floating Point Vedic Multiplier

International Journal of Advance Engineering and Research Development
2017English

Design of Vedic Multiplier Using SQRT Carry Select Adder (CSLA)

International Journal of MC Square Scientific Research
2017English

Temperature Sensing Based Energy Efficient Vedic Multiplier Design Using Either Proportionality or Similarity

Gyancity Journal of Engineering and Technology
2015English

Implementation of 64 Bit Complex Floating-Point Multiplier on FPGA Using Vedic Mathematics Sutra- Urdhva Tiryagbhyam

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Design of Area Efficient R2MDC FFT Using Optimized Complex Multiplier

International Journal of MC Square Scientific Research
2017English

An Area Efficient and High Speed Reversible Multiplier Using NS Gate

International Journal of Engineering Research and Applications
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy