Amanote Research
Register
Sign In
Gate Level Transistor Sizing by Nonlinear Optimization.
doi 10.22215/etd/1992-02234
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Raymond Chow
Publisher
Carleton University
Related search
A Power Optimization Method Considering Glitch Reduction by Gate Sizing
Gate Sizing for Constrained Delay/Power/Area Optimization
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Transistor Sizing for Radiation Hardening
Design Optimization of NEMS Switches for Suspended-Gate Single-Electron Transistor Applications
IEEE Transactions on Nanotechnology
Electronic Engineering
Nanotechnology
Computer Science Applications
Electrical
Nanoscience
Comparitive Analysis of Power Optimization Using Mtcmos, Transistor Sizing & Combined Technique on 180nm Technology
IOSR journal of VLSI and Signal Processing
Molecular Floating-Gate Single-Electron Transistor
Scientific Reports
Multidisciplinary
COFFE: Fully-Automated Transistor Sizing for FPGAs
Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks
The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling Transistor
Nanoscale Research Letters
Materials Science
Nanotechnology
Condensed Matter Physics
Nanoscience
