Minimization of Delay Insertion in Clock Period Improvement in General-Synchronous Framework
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences - Japan
doi 10.1587/transfun.e92.a.1106
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2009
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)