Tabled Logic Programming Based IP Matching Tool Using Forced Simulation

IEE Proceedings - Computers and Digital Techniques
doi 10.1049/ip-cdt:20040502
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institution of Engineering and Technology (IET)

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy