Compact On-Chip Wire Models for the Clock Distribution of High-Speed I/O Interfaces
doi 10.1109/epep.2008.4675923
Full Text
Open PDFAbstract
Available in full text
Date
October 1, 2008
Authors
Publisher
IEEE
Available in full text
October 1, 2008
IEEE