Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique
Circuits and Systems
doi 10.4236/cs.2016.79224
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2016
Authors
Publisher
Scientific Research Publishing, Inc.