Hardware-Efficient and Phase Noise Tolerant Digital Synchronous QPSK Receiver Concept

doi 10.1364/cota.2006.cthc6
Full Text
Abstract

Available in full text

Date
Authors
Publisher

OSA