Amanote Research
Register
Sign In
Retiming Scan Circuit to Eliminate Timing Penalty
doi 10.1109/latw.2012.6261252
Full Text
Open PDF
Abstract
Available in
full text
Date
April 1, 2012
Authors
Ozgur Sinanoglu
Vishwani D. Agrawal
Publisher
IEEE
