Amanote Research
Register
Sign In
Retiming Scan Circuit to Eliminate Timing Penalty
doi 10.1109/latw.2012.6261252
Full Text
Open PDF
Abstract
Available in
full text
Date
April 1, 2012
Authors
Ozgur Sinanoglu
Vishwani D. Agrawal
Publisher
IEEE
Related search
Retiming-Based Timing Analysis With an Application to Mincut-Based Global Placement
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Design Optimization and Space Minimization Considering Timing and Code Size via Retiming and Unfolding
Microprocessors and Microsystems
Computer Networks
Hardware
Communications
Architecture
Artificial Intelligence
Software
Emulation of Scan Paths in Sequential Circuit Synthesis
Informatik-Fachberichte
On Minimization of Peak Power for Scan Circuit During Test
P121 to Scan or Not to Scan …again
Statistical Estimation of Circuit Timing Vulnerability Due to Leakage-Induced Power Grid Voltage Drop
Make Plans to Eliminate Cholera Outbreaks
Nature
Multidisciplinary
Multilevel Global Placement With Retiming
An Effectful Way to Eliminate Addiction to Dependence
