Amanote Research

Amanote Research

    RegisterSign In

The Analysis of Error Floor and Graphical Structure of LDPC Codes

doi 10.22215/etd/2013-09968
Full Text
Open PDF
Abstract

Available in full text

Date

Unknown

Authors
Mehdi Karimi Dehkordi
Publisher

Carleton University


Related search

Serial Concatenation of Reed Muller and LDPC Codes With Low Error Floor

2017English

Structured LDPC Codes for High-Density Recording: Large Girth and Low Error Floor

IEEE Transactions on Magnetics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2006English

High Speed Low Error Floor Hardware Implementation and Fast and Accurate Error Floor Estimation of LDPC Decoders

English

Design of Bandwidth-Efficient Unequal Error Protection LDPC Codes

IEEE Transactions on Communications
Electronic EngineeringElectrical
2010English

Characterization of Problematic Graphical Structures of LDPC Codes and the Corresponding Efficient Search Algorithms

English

Quasi-Cyclic Generalized LDPC Codes With Low Error Floors

IEEE Transactions on Communications
Electronic EngineeringElectrical
2008English

The Analysis of LDPC Code Rate and Traditional Antinoise Codes

Informacionno-technologicheskij vestnik
2017English

Unequal Error Protection in Image Transmission Based on LDPC Codes

International Journal of Signal Processing, Image Processing and Pattern Recognition
Signal Processing
2016English

Analysis of LDPC Codes in DSRC System’s Application

Lecture Notes on Information Theory
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy