Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by C.D. Walter
Hardware Implementation of Montgomery's Modular Multiplication Algorithm
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Improved Linear Systolic Array for Fast Modular Exponentiation
IEE Proceedings - Computers and Digital Techniques
Related publications
MAC Implementation Using Vedic Multiplication Algorithm
International Journal of Computer Applications
Montgomery Modular Multiplication Algorithm on Multi-Core Systems
IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
Electronic Engineering
Signal Processing
Applied Mathematics
Hardware
Electrical
Architecture
Hardware-Based Implementation of the Common Approximate Substring Algorithm
A Fast Dual-Field Modular Arithmetic Logic Unit and Its Hardware Implementation
Hardware Implementation Study of the Deficit Table Egress Link Scheduling Algorithm
Hardware Implementation of Artificial Neural Networks Using Back Propagation Algorithm on Fpga
International Journal of Research in Engineering and Technology
Long Modular Multiplication for Cryptographic Applications
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
A Hardware Algorithm for High Speed Morpheme Extraction and Its Implementation
Fast Modular Multiplication Using Parallel Prefix Adder
International Journal of Trend in Scientific Research and Development
