Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Cherrice Traver
Performance Enhancement in Phased Logic Circuits Using Automatic Slack-Matching Buffer Insertion
Related publications
Leveraging Protocol Knowledge in Slack Matching
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Performance Analysis of High Speed Domino CMOS Logic Circuits
International Journal of Computer Applications
Performance Enhancement Analysis of an Isolated DC-DC Converter Using Fuzzy Logic Controller
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
Evolutionary Synthesis of Logic Circuits Using Information Theory
Artificial Intelligence Review
Linguistics
Language
Artificial Intelligence
Performance Limits of Nanoelectromechanical Switches (NEMS)-Based Adiabatic Logic Circuits
Journal of Low Power Electronics and Applications
Electronic Engineering
Electrical
A Coarse-Grain Phased Logic CPU
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Automatic Prevention of Buffer Overflow Vulnerability Using Candidate Code Generation
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Automatic Configuration Selection Using Ontology Matching Task Profiling
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Simultaneous Slack Budgeting and Retiming for Synchronous Circuits Optimization
