Amanote Research

Amanote Research

    RegisterSign In

Discover open access scientific publications

Search, annotate, share and cite publications


Publications by D. Sathyanarayanan

Implementation of VLSI Interconnect Design

International Journal of Advanced Technology and Engineering Exploration
2018English

Related publications

Design and Implementation of Ternary Logic Circuits for VLSI Applications

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Moment-Maching Analysis of High-Speed VLSI Interconnect Models.

English

Design and Implementation of Kogge Stone Adder Using CMOS and GDI Design: VLSI Based

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2019English

Multilevel Optimization of High Speed VLSI Interconnect Networks by Decomposition.

English

VLSI Implementation of Discrete Wavelet Transform

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1996English

Generalized Moment-Matching Methods for Interconnect Analysis of High-Speed VLSI Systems.

English

Design of FPGA Interconnect for Multilevel Metalization

2003English

VLSI Implementation of a Montgomery Modular Multiplier

English

System Level Interconnect Design for Network-On-Chip Using Interconnect IPs

2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy