Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by J. Dhurga Devi
Jitter Reduced Self Biased PLLs—A Systematic Simulation Study
Circuits and Systems
Related publications
A Low Jitter Phase-Locked Loop Based on Self-Biased Techniques
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Wavelet-Based Signal Design for Reduced Jitter Timing-Recovery
IEEE Transactions on Communications
Electronic Engineering
Electrical
A Self-Learning Algorithm for Biased Molecular Dynamics
Proceedings of the National Academy of Sciences of the United States of America
Multidisciplinary
Reduced-Bias Location-Invariant Extreme Value Index Estimation: A Simulation Study
Communications in Statistics Part B: Simulation and Computation
Modeling
Statistics
Probability
Simulation
A Simulation Study on Defectivity in Directed Self-Assembly Lithography
Journal of Photopolymer Science and Technology
Organic Chemistry
Polymers
Materials Chemistry
Plastics
Dual-Phase Self-Biased Magnetoelectric Energy Harvester
Applied Physics Letters
Astronomy
Physics
A Study of the Electrical Properties of Self-Biased Channel MOS Diodes for Solar-Cell Applications
Journal of International Council on Electrical Engineering
A Calibration Scheme for Stability of Self-Biased Ring Amplifier
Ensemble-Biased Metadynamics: A Molecular Simulation Method to Sample Experimental Distributions
Biophysical Journal
Biophysics