Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Jae-Seok Yang
TSV Stress Aware Timing Analysis With Applications to 3d-Ic Layout Optimization
Related publications
Lossless Compression Algorithms for Post-Opc IC Layout
Congestion-Aware Warehouse Flow Analysis and Optimization
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Stress Analysis and Its Application to Structure Design for IC Plastic Packages.
HYBRIDS
Symmetry-Aware Placement With Transitive Closure Graphs for Analog Layout Design
Optimal Analysis-Aware Parameterization of Computational Domain in 3D Isogeometric Analysis
CAD Computer Aided Design
Computer Science Applications
Computer Graphics
Computer-Aided Design
Manufacturing Engineering
Industrial
Timing Monitoring Paths Selection for Wide Voltage IC
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Wind Farm Layout Upgrade Optimization
Energies
Control
Electronic Engineering
Energy Engineering
Renewable Energy
Energy
Fuel Technology
Sustainability
Optimization
Electrical
Power Technology
the Environment
Embedding Graphs in Books: A Layout Problem With Applications to VLSI Design
SIAM Journal on Algebraic Discrete Methods
Reconfigured Test Architecture Optimization for TSV-based Three-Dimensional SoCs
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
