Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by K. Neelaveni
High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation
International Journal of Computing Algorithm
Related publications
An Efficient Low Power Viterbi Decoder Design Using T-Algorithm
International Journal of Computer Applications
Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine
International Journal of Computer Applications
A Two-Stage Decoder for Pragmatic Trellis-Coded M-PSK Modulation Using a Symbol Transformation
IEEE Transactions on Communications
Electronic Engineering
Electrical
Design of Asynchronous Viterbi Decoder Using Pipeline Architecture
International Journal for Research in Applied Science and Engineering Technology
Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL
IOSR Journal of Electronics and Communication Engineering
High Speed Low Complexity Radix-16 Max-Log-Map SISO Decoder
Low Power Mix Logic Design Using Line Decoder: A Review
International Journal of Trend in Scientific Research and Development
The Design of Efficient Viterbi Decoder and Realization by FPGA
Modern Applied Science
Development of High-Speed and Low-Power Microprocessors Using Superconductive Circuits
IEEJ Transactions on Fundamentals and Materials
Electronic Engineering
Electrical
