Amanote Research

Amanote Research

    RegisterSign In

Discover open access scientific publications

Search, annotate, share and cite publications


Publications by Nilay Vaish

Optimization Models for Three On-Chip Network Problems

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2016English

Related publications

Layout Optimization Methodology for Ring-Based On-Chip Optical Network

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2019English

Network on Chip Optimization Based on Surrogate Model Assisted Evolutionary Algorithms

2014English

Weighted Round Robin Configuration for Worst-Case Delay Optimization in Network-On-Chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2016English

Terminal Location Models for Intermodal Transport Network Optimization

Open Journal of Applied Sciences
2019English

GRAPH ALGORITHMS FOR NETWORK CONNECTIVITY PROBLEMS(Network Design, Control and Optimization)

Journal of the Operations Research Society of Japan
Management ScienceDecision SciencesOperations Research
2004English

Distance-Based Exponential Probability Models on Constrained Combinatorial Optimization Problems

2018English

Parallel Overloaded CDMA Crossbar for Network on Chip

Facta universitatis - series: Electronics and Energetics
2019English

FSM Based DFS Link for Network on Chip

Circuits and Systems
2016English

ATree-based Topology Synthesis for On-Chip Network

2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy