Sub-Picosecond Jitter Resolution Wide Range Digital Delay Line for SoC Integration
doi 10.1109/circuitsandsystems.2015.7394062
Full Text
Open PDFAbstract
Available in full text
Date
September 1, 2015
Authors
Publisher
IEEE
Available in full text
September 1, 2015
IEEE