Sub-Picosecond Jitter Resolution Wide Range Digital Delay Line for SoC Integration

doi 10.1109/circuitsandsystems.2015.7394062

Related search