Clock Tree Optimization in Synchronous CMOS Digital Circuits for Substrate Noise Reduction Using Folding of Supply Current Transients

Proceedings - Design Automation Conference - China
doi 10.1145/514016.514021
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits

English

Estimation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2000English

Analysis and Optimization of Ground Bounce in Digital CMOS Circuits

English

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications
2014English

Design Techniques for Gate-Leakage Reduction in CMOS Circuits

English

Leakage Current in Deep-Submicron Cmos Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2002English

Analysis of Clock Trees for Optimization Through Multi Point Clock Tree Synthesis

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2020English

Investigation of Intermittent Resistive Faults in Digital CMOS Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2015English

Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2002English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy