Amanote Research

Amanote Research

    RegisterSign In

An Experimental Loop-Type ATM-LAN System Using Onboard Distributed Switch Architecture and Evaluation of Transmission Delay

IEEJ Transactions on Electronics, Information and Systems - Japan
doi 10.1541/ieejeiss1987.120.10_1452
Full Text
Open PDF
Abstract

Available in full text

Categories
Electronic EngineeringElectrical
Date

January 1, 2000

Authors
Masahiro TakahashiYoshinori OhkuraTakuji Hamada
Publisher

Institute of Electrical Engineers of Japan (IEE Japan)


Related search

A Novel Distributed Architecture for Video Conference in LAN

Journal of Advances in Computer Networks
2015English

Is VBR a Solution for an ATM LAN ?

1997English

An Efficient Atm Network Switch Scheduling

IEEE Transactions on Broadcasting
Electronic EngineeringMedia TechnologyElectrical
2003English

System on Fabrics Architecture Using Distributed Computing

IEEE Sensors Journal
Electronic EngineeringElectricalInstrumentation
2018English

An Architecture for a Wide Area Distributed System

1996English

Wideband Local Access: Wireless LAN and Wireless ATM

IEEE Communications Magazine
Computer NetworksElectronic EngineeringComputer Science ApplicationsElectricalCommunications
1997English

Fault Tolerant Onboard Packet Switch Architecture for Communication Satellites - Shared Memory Per Beam Approach

1994English

Distributed Antenna System Based Frequency Switch Scheme Evaluation for High-Speed Railways

2017English

Design of LAN Security Analysis System Based on B/S Architecture

2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy