Individual Flip-Flops With Gated Clocks for Low Power Datapaths

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
doi 10.1109/82.592586
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)