Taylor Expansion Diagrams: A Canonical Representation for Verification of Data Flow Designs
IEEE Transactions on Computers - United States
doi 10.1109/tc.2006.153
Full Text
Open PDFAbstract
Available in full text
Date
September 1, 2006
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)