Taylor Expansion Diagrams: A Canonical Representation for Verification of Data Flow Designs

IEEE Transactions on Computers - United States
doi 10.1109/tc.2006.153
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Data-Flow Transformations Using Taylor Expansion Diagrams

2007English

Efficient Factorization of DSP Transforms Using Taylor Expansion Diagrams

2006English

Timed Data Flow Diagrams

English

Dynamic Phasors Estimation Based on Taylor-Fourier Expansion and Gram Matrix Representation

Mathematical Problems in Engineering
MathematicsEngineering
2018English

High-Speed Data-Injection for Data-Flow Verification at LHCb

IEEE Transactions on Nuclear Science
Electronic EngineeringNuclearNuclear EnergyHigh Energy PhysicsEngineeringElectrical
2010English

Adding Control-Flow to a Visual Data-Flow Representation

English

A Memory-Efficient Canonical Data Structure for Decimal Floating Point Arithmetic Systems Modeling and Verification

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2019English

A New Type of Taylor Series Expansion

Journal of Inequalities and Applications
CombinatoricsApplied MathematicsAnalysisDiscrete Mathematics
2018English

Logic Verification System for Power Plant Sequence Diagrams.

Journal of Nuclear Science and Technology
High Energy PhysicsNuclearEngineeringNuclear Energy
1994English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy