Amanote Research
Register
Sign In
TMbarrier: Speculative Barriers Using Hardware Transactional Memory
doi 10.1109/pdp2018.2018.00036
Full Text
Open PDF
Abstract
Available in
full text
Date
March 1, 2018
Authors
Manuel Pedrero
Eladio Gutierrez
Oscar Plata
Publisher
IEEE
Related search
Hardware Transactional Memory With Software-Defined Conflicts
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Exploring Garbage Collection With Haswell Hardware Transactional Memory
ACM SIGPLAN Notices
Partition-Based Hardware Transactional Memory for Many-Core Processors
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
What Scientific Applications Can Benefit From Hardware Transactional Memory?
A Review of Hardware Transactional Memory in Multicore Processors
Information Technology Journal
Hardware Transactional Memories
Advances in Systems Analysis, Software Engineering, and High Performance Computing
Verification of a Transactional Memory Manager Under Hardware Failures and Restarts
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Extensible Transactional Memory Testbed
Journal of Parallel and Distributed Computing
Computer Networks
Hardware
Communications
Architecture
Theoretical Computer Science
Artificial Intelligence
Software
High-Throughput State-Machine Replication Using Software Transactional Memory
Journal of Supercomputing
Hardware
Information Systems
Theoretical Computer Science
Architecture
Software
