TMbarrier: Speculative Barriers Using Hardware Transactional Memory

doi 10.1109/pdp2018.2018.00036
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Hardware Transactional Memory With Software-Defined Conflicts

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2012English

Exploring Garbage Collection With Haswell Hardware Transactional Memory

ACM SIGPLAN Notices
2014English

What Scientific Applications Can Benefit From Hardware Transactional Memory?

2012English

Partition-Based Hardware Transactional Memory for Many-Core Processors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2013English

A Review of Hardware Transactional Memory in Multicore Processors

Information Technology Journal
2009English

Hardware Transactional Memories

Advances in Systems Analysis, Software Engineering, and High Performance Computing
English

Verification of a Transactional Memory Manager Under Hardware Failures and Restarts

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

Extensible Transactional Memory Testbed

Journal of Parallel and Distributed Computing
Computer NetworksHardwareCommunicationsArchitectureTheoretical Computer ScienceArtificial IntelligenceSoftware
2010English

High-Throughput State-Machine Replication Using Software Transactional Memory

Journal of Supercomputing
HardwareInformation SystemsTheoretical Computer ScienceArchitectureSoftware
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy