Efficient and Low Latency Turbo Encoder Design Using Verilog-HDL
International Journal of Engineering and Technology(UAE) - United Arab Emirates
doi 10.14419/ijet.v7i1.5.9119
Full Text
Open PDFAbstract
Available in full text
Categories
Date
December 31, 2017
Authors
Publisher
Science Publishing Corporation