Fast Hardware Implementation of AES-128 Algorithm in Streaming Output Feedback Mode for Real Time Ciphering

International Journal of Security and its Applications - South Korea
doi 10.14257/ijsia.2017.11.10.04
Full Text
Abstract

Available in full text

Date
Authors
Publisher

NADIA

Related search

VHDL Implementation of AES-128 on FPGA

IJIREEICE
2015English

A Low Cost FPGA Implementation of Real Time Video Cryptography System Using AES (Rijndael) Algorithm.

The International Conference on Electrical Engineering
2012English

Hardware Implementation of a Real Time Image Compression

IOSR Journal of Computer Engineering
2017English

Streamline: An Optimal Distribution Algorithm for Peer-To-Peer Real-Time Streaming

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2010English

DSP Real-Time Implementation of an Audio Compression Algorithm by Using the Fast Hartley Transform

International Journal of Advanced Computer Science and Applications
Computer Science
2017English

An Efficient FPGA Implementation of AES Algorithm

International Journal of Engineering Research and
2016English

Real-Time Flow With Fast GPU Reconstruction for Continuous Assessment of Cardiac Output

Journal of Magnetic Resonance Imaging
Nuclear MedicineRadiologyImaging
2012English

The AES-XCBC-PRF-128 Algorithm for the Internet Key Exchange Protocol (IKE)

2004English

A Real Time Picture Processor for Use in Biologic Cell Identification Ii. Hardware Implementation

Journal of Histochemistry and Cytochemistry
AnatomyHistology
1974English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy