Amanote Research
Register
Sign In
H.264 Decoder Optimization Exploiting SIMD Instructions
doi 10.1109/apccas.2004.1413088
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Unknown
Publisher
IEEE
Related search
Performance Improvement of the H.264/Avc Deblocking Filter Using SIMD Instructions
H.264/Avc Baseline Profile Decoder Complexity Analysis
IEEE Transactions on Circuits and Systems for Video Technology
Electronic Engineering
Media Technology
Electrical
H.264 Decoder Design Using Verilog (With Simulation Results)
International Journal of Computer Applications
A Generalized Hypothetical Reference Decoder for H.264/Avc
IEEE Transactions on Circuits and Systems for Video Technology
Electronic Engineering
Media Technology
Electrical
A Novel Low-Cost High-Throughput CAVLC Decoder for H.264/Avc
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Design of High-Performance Intra Prediction Circuit for H.264 Video Decoder
Journal of Semiconductor Technology and Science
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Implementing Database Operations Using SIMD Instructions
H.264 Deblocking Speed-Up Using Hybrid Optimization Technique
IOSR Journal of Electronics and Communication Engineering
Design of CABAC Entropy Decoding, Inverse Quantization, Inverse Transform Blocks of H.264 Decoder Using Verilog HDL
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
