A Lightweight and Secure-Enhanced Strong PUF Design on FPGA

IEICE Electronics Express - Japan
doi 10.1587/elex.16.20190695
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

A PUF Design for Secure FPGA-based Embedded Systems

2010English

A Machine Learning Attack Resistant Multi-Puf Design on FPGA

2018English

CRC-PUF: A Machine Learning Attack Resistant Lightweight PUF Construction

2019English

LEA-SIoT: Hardware Architecture of Lightweight Encryption Algorithm for Secure IoT on FPGA Platform

International Journal of Advanced Computer Science and Applications
Computer Science
2020English

PUF-based Secure Test Wrapper Design for Cryptographic SoC Testing

2012English

An Analysis of Delay Based PUF Implementations on FPGA

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

Design of Enhanced Secure Protocol on NFC Mobile Payment

2015English

A Secure Content Delivery System Based on a Partially Reconfigurable FPGA

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2008English

Protocol Independent Lightweight Secure Communication

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy